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Abstract
In this paper, we focus on the performance of a nanowire Field Effect Transistor (FET) in the Ultimate Quantum
Capacitance Limit (UQCL) (where only one subband is occupied) in the presence of interface traps (Dit), parasitic
capacitance (CL) and source/drain series resistance (Rs,d) using a ballistic transport model and compare the performance
with its Classical Capacitance Limit (CCL) counterpart. We discuss four different aspects relevant to the present scenario,
namely, (i) gate voltage dependent capacitance, (ii) saturation of the drain current, (iii) the subthreshold slope and (iv) the
scaling performance. To gain physical insights into these effects, we also develop a set of semi-analytical equations. The
key observations are: (1) A strongly energy-quantized nanowire shows non-monotonic multiple peak C-V characteristics
due to discrete contributions from individual subbands; (2) The ballistic drain current saturates better in the UQCL
compared to CCL, both in presence and absence of Dit and Rs,d; (3) The subthreshold slope does not suffer any relative
degradation in the UQCL compared to CCL, even with Dit and Rs,d; (4) UQCL scaling outperforms CCL in the ideal condition;
(5) UQCL scaling is more immune to Rs,d, but presence of Dit and CL significantly degrades scaling advantages in the UQCL.
Index terms: Nanowire FET, Coupled Poisson-Schrodinger Equations, Quantum Capacitance, Ballistic Transistor,
Transistor scaling, Parasitic Capacitance, Interface traps.ar
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1I. INTRODUCTION
As we scale down the lateral as well as the longitudinal dimensions of the channel of a non-planar transistor and
replace the Silicon channel by a so-called ‘high-mobility’ (or low effective mass) material, we start reaching two
limits. The first limit is an electrostatic one, termed as ‘Quantum Capacitance Limit’ (QCL) [1]-[8]. The strong
energy quantization due to the geometrical confinement in a multi-gated structure and the low density of states due
to small effective mass of the channel material causes a small ‘quantum capacitance’ Cq to be in series with the gate
oxide capacitance Cox. The small quantum capacitance dominating the total gate capacitance results in a number
of interesting effects in the transistor characteristics [6]-[8]. There have been a number of experimental efforts as
well, in a variety of systems to capture the effect of such quantum capacitance [9], [10]. The other limit, so called
‘Ballistic Transport Limit’ (BTL) is transport related which results from the scaling of the channel length and the
relatively large mean free path of high mobility channel materials [11]-[14]. Scaling of multi-gate transistors thus
leads to a regime where the transistor is expected to be operating in both the limits.
In this work, we analyze a Gate-All-Around nanowire transistor operating in such limiting conditions. There have
been a few reports in the recent past where the performance of such a transistor has been evaluated in the QCL
in an ideal condition and compared with the classical capacitance limit (CCL) where the gate oxide is dominant
[8], [15], [16]. However, the effects of device non-idealities on transistor performance become extremely important
in this regime. The presence of parasitic capacitance and interface traps significantly reduces the fraction of the
useful (mobile) charge in the total switching charge in the strong quantum capacitance limit. On the other hand,
strong energy quantization increases the relative channel resistance in this limit which in turn improves immunity
of the transistor towards the source/drain series resistance. Thus, the combined effects of these non-idealities are
expected to play a significant role in the transistor characteristics in the strong quantum capacitance limit and are
addressed in detail in the present work.
The paper is organized as follows: we describe the simulation model used in this work in sec. II. In sec. III, we
start with a formal definition of the Ultimate Quantum Capacitance Limit (UQCL), followed by a detailed analysis
of the C-V characteristics of a nanowire transistor in this regime in presence of the interface traps. Sec. IV presents
a comparative analysis between UQCL and CCL regime of operation on (i) the saturation of drain current and (ii)
the subthreshold slope, both in the presence and absence of different device non-idealities. In the same section, we
also analyze the scaling performance of the transistor in such limits. The performance benchmarking procedure that
we follow in this work is based on the criteria proposed in [17]. This is followed by the discussion on the effects
of the above said non-idealities on the scaling performance in sec. V. We demonstrate that the device non-idealities
should be carefully taken into account for realistic performance evaluation in a nanowire transistor in the UQCL
regime. Finally, we conclude the paper in sec. VI.
2II. A BALLISTIC NANOWIRE FET MODEL
Here we use a FET model, which is a variation of the ‘Top-of-the-Barrier’ model described in [12], for a gate-all-
around (GAA) square nanowire of width W , schematically shown in Fig. 1. We assume a parabolic bandstructure
of the nanowire described by an isotropic effective mass m∗.
First, a hypothetical nanowire FET is assumed where the top of the source to channel barrier at x=x0 is physically
far off from the source and the drain eliminating any potential coupling from the source or the drain. Then, the
gate voltage (Vg) governed 2-D potential profile φ0(y, z) and the carrier density profile N0(y, z) are obtained at
x=x0 plane of the hypothetical FET using coupled 2-D Schrodinger-Poisson equations:(
~2
2m∗
∂2
∂y2
+
~2
2m∗
∂2
∂z2
+ qφ0(y, z) + E
0
i
)
ψ0i (y, z) = 0 (1)
and
∂2φ0(y, z)
∂y2
+
∂2φ0(y, z)
∂z2
=
q

N0(y, z) (2)
Here E0i is the energy minimum of the i
th subband, q and  are the electronic charge and dielectric constant of
the channel respectively. Assuming a ballistic channel, the carriers with +k and −k states are in equilibrium with
the chemical potentials of the source (µs) and the drain (µd) respectively with µd = µs − qVd. Thus,
N0(y, z) = Ns(y, z) +Nd(y, z) (3)
where
Ns,d(y, z) =
1
2
∑
i
[∫ ∞
E0i
Di(E)fs,d(E)|ψ0i (y, z)|2dE
]
(4)
Di(E) is the 1D density of states (DOS) of the ith subband in the channel given by
Di(E) =
1
pi~
√
m∗
2(E − E0i )
S(E − E0i ) (5)
where S is a step function. fs,d(E) are the Fermi-Dirac probabilities which, at temperature T , are expressed as
fs,d(E) =
1
1 + e(E−µs,d)/kBT
(6)
where kB is the Boltzmann constant. The wavefunction ψ0i (y, z) is assumed to be zero at the channel-gate dielectric
interface. Once self-consistency is achieved among Eq. (1), (2) and (3), φ0(y, z) and N0(y, z) correspond to the
solutions at the top of the barrier for the hypothetical long channel ballistic FET.
Now, to obtain the characteristics of a realistic short channel ballistic nanowire FET, we define two terminal
voltage dependent coupling parameters: the source and drain coupling parameters αs(Vg, Vd) and αd(Vg, Vd)
respectively such that the actual potential distribution at the top of the source barrier is given by
φ(y, z) = αsVs + αdVd + (1− αs − αd)φ0(y, z) (7)
For a given set of device parameters, the actual values of αs and αd can be extracted by fitting 3-D simulation
data [12]. It is important to note that the final potential φ(y, z) at the top of the barrier has been found using a
3non-self-consistent perturbation to φ0(y, z), which, as we will see later, helps us to develop a set of semi-analytical
equations to gain insights into transistor characteristics. However, this introduces small inaccuracies in the short
channel terminal characteristics where the drain can have significant contribution to φ(y, z). However, improved
gate coupling due to the small m∗ and strong geometrical confinement in the present context largely improves the
gate to channel coupling, forcing αs and αd to be small validating our assumption in Eq. 7. Although the model
is valid for any arbitrary dependence of the coupling parameters on terminal voltages, to simplify the problem,
we further assume that αs and αd are independent of terminal voltages. In the rest of the paper, we assume a
“well-behaved” transistor [12], [18], and do not explicitly mention about the length of the transistor, rather assume
that the short channel effects are being captured by the parameters αs and αd.
Using this φ(y, z), new energy eigen values Ei and carrier density N(y, z) are recalculated. Finally, the ballistic
current is obtained by Landaur’s formula:
Id =
q
pi~
∑
i
[∫ ∞
Ei
(fs(E)− fd(E))dE
]
(8)
The effect of series source and drain resistance (Rs,d) on the drain current are included as a posteriori effect [19].
In this work, the transistor, even in presence of interface traps, has been considered to be ballistic to keep the focus
on the relative performance between the UQCL and the CCL, assuming that the increase in scattering from the
traps has a similar impact on carrier transport in both the regimes. The numerical simulation method described in
this section has been used to generate all the results to follow in the rest of the paper.
III. THE ULTIMATE QUANTUM CAPACITANCE LIMIT (UQCL) IN A NANOWIRE FET
A. Definition
Generally, a qualitative definition, namely Cq << Cox is used to identify whether a transistor is in the QCL or
not. To give a more quantitative definition taking care of the infinitely long high energy tail of the Fermi-Dirac
probability, in the present work, we choose to call a FET to be operating in the UQCL when more than 99% of the
carriers populate the first subband. Note that, in the present context of low m∗ and strong geometrical confinement
in a nanowire, this formal definition automatically meets Cq << Cox. In Fig. 2 we plot the maximum Vg allowed
as a function of W and m∗ to keep at least 99% of the carriers in the first subband. Thus, for any operating point
in the (Vg, m∗, W ) space that lies below the indicated surface is said to be operating in the UQCL. In the CCL
regime, the operating point is expected to be much above the surface where large number of subbands contribute.
We also define a region called ‘Quasi-QCL’ which essentially represents those points which are just above the
indicated surface in Fig. 2. Limited number of subbands contribute to the total carrier density in this regime. In
the rest of the paper, we perform a comparative study of two sets of points in the (Vg, m∗, W ) space which are
chosen carefully such that one of them (Vg = 0.6V,m∗ = 0.07m0,W ≤ 10nm) is into or very close to the UQCL
regime of operation whereas the other (Vg = 0.6V,m∗ = 0.5m0,W ≥ 10nm) is closer to the CCL regime. Note
that, in both the cases, we assume the same bandgap (Eg) of 0.74eV to compare them under the same terminal bias
4conditions. This does not allow the difference in bandgap hide the insights that we are looking for. Though this is a
theoretical construct, we do see such examples in reality for semiconductors that are relevant to MOSFET channel.
For example, both InxGa1−xAs with x = 0.53 and Si1−yGey with y ≈ 0.85 have similar bandgap of ∼ 0.74eV,
however they show a wide difference in the electron effective masses [20]-[22]. From Fig. 2, it is understandable
that for a given Vg, reducing the nanowire cross section or the effective mass of the channel material will push the
operating condition deeper into UQCL.
B. Gate Capacitance
For an undoped nanowire, the total gate capacitance for the structure in Fig. 1 can be expressed as a summation
of the contributions from all the subbands as
Cg(Vg) =
∑
i
Cgi(Vg) (9)
where
Cgi(Vg) =
∂Qgi(Vg)
∂Vg
= q
[
∂
∂Vg
∫ ∞
E0i
Di(E)f(E)dE
]
(10)
Qgi is the total mobile charge contribution from the ith subband. Using Eq. (5) and writing in terms of Fermi
integral, we obtain
Cg(Vg) =
q
pi~
(2m∗kBT )−1/2
∑
i
∂
∂Vg
[
F−1/2
(
µs − E0i
kBT
)]
(11)
The numerically simulated C-V characteristics are shown in Fig. 3(a) and (b) for multi-gate nanowire in the two
different regimes. It is clearly observed that, close to the CCL (Fig. 3(b)), Cg scales almost linearly with the
number of gates NG. However, in the UQCL (Fig. 3(a)), the scaling is much slower with NG due to the small
series quantum capacitance Cq. Consequently, migrating from double-gate to gate-all-around structure is expected
to be less effective in the UQCL as compared to CCL regime.
We clearly observe the non-monotonicity of the nanowire C-V characteristics close to UQCL in Fig. 3(a). This
is explained in Fig. 3(c) with a ‘parallel-subband-capacitance’ concept using the fact that the total mobile charge
is a sum of the contributions from the individual subbands. Elementary electrostatics leads us to an equivalent
capacitance model using Cox and individual subband quantum capacitances Cqi, as shown in the inset of Fig. 3(c).
Unlike 2-D and 3-D structures, in a 1-D nanowire, the DOS of individual subbands falls with energy as E−1/2 (Eq.
5). Into the UQCL, where only one subband contributes, the impact of the DOS is manifested as a drop in Cg after
certain Vg. This is arising from the non-monotonic behavior of the function ∂∂xF−1/2(x) in the Eq. (11). However,
as we move away from UQCL, more number of subbands start contributing, and since each of them has its own
threshold (Fig. 3(c)), the total gate capacitance shows multiple peaks. Thus, the number of peaks in these highly
quantized nanowires is a signature of the number of subbands contributing to the total carrier density. However,
as we go closer to CCL, as shown in Fig. 3(d), large number of closely spaced subbands contributing to the total
carrier density destroy the humps.
5We would like to mention a subtle point here: the physical origin of Cq is different from Cox. When Cox is
small, the coupling between the gate and the channel degrades. However, a strongly confined, low m∗ channel,
resulting in low Cq, provides an excellent gate control allowing the channel to attain almost uniformly the terminal
gate voltage with negligible drop across the oxide.
C. Effect of Interface Traps
The reduced gate capacitance in the UQCL increases the impact due to the interface traps. The issue is aggravated
by the fact that, to date, no high mobility channel MOSFET has been reported with excellent gate insulator interface
[10], [23]. Thus, it becomes essential to include the effects of interface traps in the UQCL regime of operation. In
this paper, we assume that the trap density Dit is distributed uniformly over the bandgap of the channel material
and hence the boundary condition of the normal components of the displacement vectors at the channel-insulator
interface is changed to Dch⊥ −Dins⊥ = ρit where ρit = −qDit
∫ 0
−∆E f(E)dE. ∆E is the relative shift in the position
of the intrinsic level. In Fig. 4(a) and (b), we plot the capacitance-voltage characteristics in presence of different Dit
for UQCL and CCL regime of operation. As expected, for a given Dit, particularly at high Dit, the characteristics
are significantly altered, and the effect is more at UQCL compared to CCL. To investigate the effect on mobile
charges, we also plot the mobile charge capacitance Cm in Fig. 4(c) and (d) which we define as the rate of change
of channel charge due to carriers with respect to gate bias. It clearly shows that with an increase in the Dit, the
curves are shifted towards the right along the Vg axis indicating an increase in the threshold voltage.
IV. NANOWIRE FET CHARACTERISTICS IN THE UQCL
A. Drain Current Saturation
Saturation of the drain current with increase in drain bias is an important requirement for the transistor to be useful
for VLSI applications. For example, lack of saturation in the drain current leads to poor transfer characteristics of a
CMOS inverter reducing the noise margin of an SRAM cell. In the following, we show that a ballistic FET shows
better saturation characteristics in the UQCL regime as compared to the CCL.
Assuming β = eqVd/kBT and Gc = qpi~ , Eq. (8) reduces to
Id = Gc
∑
i
[∫ ∞
Ei
(
1
1 + Γ(E)
− 1
1 + βΓ(E)
)
dE
]
(12)
where Γ(E) = e(E−µs)/kBT . Clearly, in the saturation region, βΓ(E) >> 1. Thus, Eq. (12) gives
Id = Gc
(
β − 1
β
)∑
i
(∫ ∞
Ei
dE
1 + Γ(E)
)
(13)
Integrating,
Id = GckBT
(
β − 1
β
)∑
i
ln
(
1 + e
µs−Ei
kBT
)
(14)
6Now the perturbation to the original Hamiltonian in Eq. (1) due to introduction of the source and drain coupling
in Eq. (7) is given by
∆H = −q(φ− φ0) = q(−αsVs − αdVd + (αs + αd)φ0) (15)
Using first order perturbation theory, the correction to the energy is obtained as
∆Ei = 〈ψ0i |∆H|ψ0i 〉 = −qαsVs − qαdVd + q(αs + αd)〈ψ0i |φ0|ψ0i 〉 (16)
Hence, assuming source is grounded,
Ei = E
0
i + ∆Ei = E
0
i − qαdVd + q(αs + αd)φ¯0i (17)
where φ¯0i = 〈ψ0i |φ0|ψ0i 〉. We should note that, both E0i and φ¯0i are almost independent of Vd for relatively large Vd
in saturation region since the contribution of Nd(y, z) to top of the source barrier carrier density N(y, z) becomes
relatively negligible in Eq. (3). Thus, Eq. (14) reduces to
Id = GckBT
(
β − 1
β
)∑
i
ln
(
1 + βαdeθi
)
(18)
where θi =
µs−E0i−q(αs+αd)φ¯0
kBT
. Here, β is the only parameter that is dependent on Vd. Thus, we can find the slope
of the drain current in saturation region as
∂Id
∂Vd
= Gcqβ
−1∑
i
ln(1 + βαdeθi) +Gcqαd(1− β−1)
∑
i
1
1 + β−αde−θi
(19)
Few conclusions can be drawn from Eq. (19): (1) If drain coupling parameter αd ≈ 0 (the case of a ballistic long
channel hypothetical FET), the second term is very small and the first term goes to zero exponentially with increase
in Vd, leading to excellent saturation. This argument supports the results obtained from numerical simulations with
αd = 0, as shown in Fig. 5(a). (2) For nonzero αd, Id does not completely saturate. However, with stronger
quantization, the magnitude of E0i is larger which in turn reduces θi, hence reducing the magnitude of both the
terms in Eq. (19). Consequently, if we operate close to the UQCL, a short channel ballistic FET will show better
saturation characteristics as compared to a FET operating close to CCL. Similar conclusion can be drawn from the
results of numerical simulations shown in Fig. 5(a) for αd=0.04 and Dit=0.
The presence of finite Dit screens the gate voltage reducing the magnitude of θi which in turn degrades the
saturation characteristics. In presence of extremely large Dit, as shown in Fig. 5(a), UQCL loses its saturation
performance benefit over CCL. In Fig. 5(b), we show the output characteristics of the same devices, but with
Rs=Rd=200Ω-µm and Dit = 1012eV−1cm−2 where it is observed that UQCL operation retains its performance
benefit over CCL. This is due to the fact that stronger quantization in the UQCL compared to CCL increases the
relative channel resistance, resulting in more immunity from series resistance effect.
From Eq. (18), we can also find the transconductance as
G =
∂Id
∂Vg
= −Gc
(
β − 1
β
)∑
i
[
1
1 + β−αde−θi
× ∂
∂Vg
(
E0i + q(αs + αd)φ¯
0
i
)]
(20)
The numerically computed transconductance (not shown) was found to have improved marginally in the UQCL
compared to its CCL counterpart.
7B. Subthreshold Slope
To obtain the subthreshold slope of such a nanowire FET, we find from Eq. (18):
ln(Id) = ln(GckBT ) + ln
(
β − 1
β
)
+ ln
[∑
i
ln
(
1 + βαdeθi
)]
(21)
which gives
∂ln(Id)
∂Vg
=
( −1
kBT
)(
1∑
i (ln(1 + e
ηi))
)
×
∑
i
[
eηi
1 + eηi
∂
∂Vg
(
E0i + q(αs + αd)φ¯
0
i
)]
(22)
where ηi = θi + αd
qVd
kBT
. Now, at subthreshold, coupled with the low Vd operation, ηi < 0 and |ηi| >> 1 which
gives ln(1 + eηi) ' eηi . Also, at subthreshold, both ∂φ¯0i∂Vg and
∂E0i
∂Vg
are nearly constant, and let us call them κ1 and
−qκ2. Thus we obtain,
∂ln(Id)
∂Vg
' q
kBT
(κ2 − (αs + αd)κ1) (23)
Hence, the subthreshold slope is
S = ln(10)
∂Vg
∂ln(Id)
=
(
ln(10)
kBT
q
)
× 1
κ2 − (αs + αd)κ1 (24)
In the case of infinite channel (αs=αd=0) with no Dit, putting κ2 as 1, the limit of subthreshold slope reduces to
expected ln(10)kBTq (=60mV/decade). Note that, both κ1 and κ2 are relatively insensitive to the region of operation
(UQCL or CCL) resulting in similar subthreshold slopes, as shown in Fig. 5(c). The same trend remains even in the
presence of moderately large Dit and hence both UQCL and CCL suffer from similar degradation in subthreshold
slope in presence of Dit. When αs and αd are small, from Eq. 24, we can express S in mV/decade as
S ' 60
κ2
×
(
1 + (αs + αd)
κ1
κ2
)
(25)
which explains the almost linear degradation of subthreshold slope with αd at a given Dit in Fig. 5(c).
C. Scaling and Performance
In this section, we will compare the performance of the ballistic nanowire FET between UQCL and CCL. Due
to stronger quantization, the ON current, normalized with the perimeter of the nanowire, degrades in the vicinity
of UQCL, which is shown in Fig. 6(a). It can also be observed that in this regime, the normalized ON current is
more sensitive to the nanowire dimension (W ), which can be a potential cause to add variability to the device.
Let us now present the relative performance of UQCL and CCL in the light of the performance metrics proposed
in [17]. It has been pointed out in [8] that there is no scaling disadvantage in CV/I metric while operating in the
UQCL, for both ballistic as well as non-ballistic transport. However, following the discussion of C-V characteristics
in sec. III, we wish to point out that CV/I may not be able to reflect the intrinsic gate delay accurately in the UQCL
due to the non-monotonic dependence of Cg on Vg. This is explained in the inset of Fig. 6(b) where only one
subband contributes to the total mobile charge pushing the transistor deep into UQCL. As shown, CV/I will over
estimate the delay at point A whereas at point B, it will under estimate due to wrong computation of the total
8charge as indicated by the dotted rectangles. We thus take
∫
CgdVg
Id
as the delay metric in this work which represents
the gate delay more accurately by taking care of the details of the C-V curve.
Using Eqs. (11) and (18), we find the intrinsic gate delay as
τ =
∫
CgdVg
Id
= (2m∗)−1/2(kBT )−3/2
(
β
β − 1
)
×
[∑
i F−1/2(
µs−E0i
kBT
)∑
i F0(
µs−Ei
kBT
)
]
(26)
Fig. 6(b) shows the numerically computed delay as a function of the nanowire dimension from two different
metrics. It is found that in the UQCL, CV/I significantly over estimates the delay. However, it becomes closer to
the
∫
CgdVg
Id
metric as we move out of the UQCL regime (larger W ). Note that, in a very narrow nanowire, lower
m∗ channel material shows higher gate delay due to strong ON current degradation.
Energy-delay product, which has been obtained as E.τ = (
∫
QdV ).(
∫
CdV )/Id, is found to be very impressive
at UQCL (Fig. 6(c)) as compared to its CCL counter part. This is because the transistor at UQCL operates at
significantly lower switching charge. The normalized delay versus Ion/Ioff has been plotted in Fig. 6(d) for both
UQCL and CCL. It can be clearly seen that at UQCL, the transistor operation can be pushed towards the ideal
right-bottom corner of the delay - Ion/Ioff space. However, in the extremely deep UQCL (smaller W in the plot),
the delay performance is adversely impacted due to excessive degradation of ON current.
V. SCALING AND PERFORMANCE IN PRESENCE OF NON-IDEALITIES
The fact that a transistor in its UQCL regime of operation switches relatively small amount of mobile charge, it
is prone to performance degradation in presence of parasitic capacitances and traps since the fraction of the useful
charge (mobile charge that drives the drain current) reduces significantly in the total switching charge. Here we
separately discuss the effects of the interface traps, parasitic capacitance and source/drain series resistance, and
finally comment on the combined effect of all of them.
Fig. 7(a) shows the effect of Dit on intrinsic delay of the FET, for two different m∗. Increase in Dit increases the
threshold voltage reducing the ON current and also increases the unused charge at the dielectric interface, degrading
the gate delay. As expected, we observe that the delay in the larger m∗ channel is less sensitive to Dit compared to
the lower m∗ and there is a severe degradation of delay at the narrower dimension for low m∗ material. However,
at comparatively larger dimension (W 10nm), it is still possible to retain the relative speed advantage of the low
m∗ case, even with significant Dit. We observe similar trends when we have parasitic capacitance as the only
source of non-ideality, as shown in Fig. 7(b). This is again due to the fact that when we are deep into quantum
capacitance limit, presence of parasitic capacitance significantly reduces the ratio of mobile charge to total charge
that is switched. However, it is interesting to note that the relative degradation of the intrinsic gate delay in the
quantum capacitance limit is less compared to the classical capacitance limit in the presence of series source/drain
resistance (Rs,d), which is shown in Fig. 7(c). This arises due to the increased channel resistance in the UQCL
due to stronger energy quantization, improving the immunity from parasitic series resistance effect. In fact, deep
into the quantum capacitance limit (lower m∗ and lower W ), presence of series resistance does not at all alter the
9intrinsic gate delay, as shown in Fig. 7(c). Finally, 7(d) shows the combined effect of all the three non-idealities
together which clearly shows a negative impact on the speed advantages that UQCL can have over CCL in the
ideal scenario.
In Fig. 8(a), we present the energy-delay product in presence of similar non-ideal conditions showing a significant
relative degradation in the UQCL. However, as shown in Fig. 8(b), even in the presence of the non-idealities, UQCL
operation manages to offer significantly higher ON to OFF current ratio at comparable gate delays if we choose
W appropriately. We conclude that the extremely deep UQCL may not be the optimum design for a ballistic
nanowire FET in presence of parasitics. At the same time, to retain the OFF performance advantage, better drain
current saturation and immunity from series resistance, designing much away from UQCL is also not desirable.
The ‘Quasi-QCL’ regime (where few subbands contribute) with low m∗ and moderately large W , can provide the
optimum design to achieve both ON and OFF state performance.
VI. CONCLUSION
To conclude, a ballistic nanowire FET model has been proposed in the work, which is a variation of the ‘Top-of-
the-barrier’ model, to analyze the transistor characteristics. The UQCL and CCL regimes have been formally defined
in the (Vg, m∗, W ) design space based on the subband occupation. The non-monotonic C-V characteristics close to
UQCL regime has been explained using a ‘parallel-subband-capacitance’ model. The small quantum capacitance
has been found to play a critical role in this regime in presence of interface traps. The saturation characteristics of
the drain current are found to improve in the UQCL as compared to CCL regime, both in presence and absence
of parasitic resistance and interface traps. It has also been found that the subthreshold slope in UQCL is similar
to CCL, even in the presence of interface traps. In the ideal condition, the scaling performance at UQCL regime
has been shown to outperform its CCL counterpart. The UQCL operation has been found to be more immune
from series resistance effect compared to CCL, whereas the presence of interface traps and parasitic capacitance
are shown to diminish the relative performance advantages of the UQCL operation significantly. In presence of
the combined effects of all these parasitics, the UQCL operation retains its Ion/Ioff advantage at comparable gate
delay. A careful design in the ‘Quasi-QCL’ regime with low effective mass and moderate nanowire width is required
to obtain optimum ON and OFF performance.
ACKNOWLEDGEMENT
K.M. and N.B. would like to sincerely acknowledge the support from the Ministry of Communication and
Information Technology (MCIT), Govt. of India, and the Department of Science and Technology (DST), Govt. of
India.
10
REFERENCES
[1] S. Luryi, “Quantum Capacitance Devices,” Appl. Phys. Lett., Vol. 52, No. 6, pp. 501, 1987.
[2] D. Vasileska, D. K. Schroder, and D. K. Ferry, “Scaled Silicon MOSFETs: Degradation of the Total Gate Capacitance,” IEEE Trans.
Elec. Dev., Vol. 44, No. 4, 1997.
[3] J. Guo, J. Wang, E. Polizzi, S. Datta and M. Lundstrom, “Electrostatics in Nanowire Transistors,” IEEE Trans. Nanotech., Vol. 2, No.
4, 2003.
[4] D. L. John, L. C. Castro, and D. L. Pulfrey, “Quantum Capacitance in Nanoscale Device Modeling,” J. Appl. Phys., Vol. 96, No. 9,
pp. 5180, 2004.
[5] D. Vashaee, A. Shakouria, J. Goldberger, T. Kuykendall, P. Pauzauskie, and P. Yang, “Electrostatics of Nanowire Transistors with
Triangular Cross Sections,” Appl. Phys. Lett., Vol. 99, pp. 054310, 2006.
[6] M. V. Fischetti, L. Wangt, B. Yut, C. Sachs, P. M. Asbeckt, Y. Taurt, M. Rodwell, “Simulation of Electron Transport in High-Mobility
MOSFETs: Density of States Bottleneck and Source Starvation,” IEDM Tech. Dig., pp. 109-112, 2007.
[7] P. M. Solomon and S.E. Laux,“The Ballistic FET: Design, Capacitance and Speed Limit,” IEDM Tech. Dig., 2001.
[8] J. Knoch, W. Riess and J. Appenzeller, “Outperforming the conventional scaling rules in the quantum-capacitance limit,” IEEE Elec.
Dev. Lett., Vol. 29, No. 4, pp. 372, 2008.
[9] S. Ilani, L. A. K. Donev, M. Kindermann and P. L. Mceuen, “Measurement of the Quantum Capacitance of Interacting Electrons in
Carbon Nanotubes,” Nature Phys., Vol. 2, pp. 687, 2006.
[10] S. Roddaro, K. Nilsson, G. Astromskas, L. Samuelson, L. E. Wernersson, O. Karlstrm, and Andreas Wacker, “InAs nanowire metal-
oxide-semiconductor capacitors,” Appl. Phys. Lett., Vol. 92, pp. 253509, 2008.
[11] K. Natori, “Ballistic metal-oxide-semiconductor field effect transistor,” J. Appl. Phys., Vol. 76, No. 8, pp. 4897, 1994.
[12] A. Rahaman, J. Guo, S. Datta and M. Lundstrom, “Theory of Ballistic Nanotransistors,” IEEE Trans. Elec. Dev., Vol. 50, No. 9, pp.
1853 - 1864, 2003.
[13] J. Wang and M. Lundstrom, “Ballistic Transport in High Electron Mobility Transistor,” IEEE Trans. Elec. Dev., Vol. 50, No. 7, pp.
1604-1609, 2003.
[14] A. Rahaman, G. Klimeck and M. Lundstrom, “Novel Channel Materials for Ballistic Nanoscale MOSFETs - Bandstructure Effects,”
IEDM Tech. Dig., pp. 615-618, 2005.
[15] M. A. Khayer and R. Lake, “Performance of n-Type InSb and InAs Nanowire Field-Effect Transistors,” IEEE Trans. Elec. Dev., Vol.
55, No. 11, pp. 2939-2945, 2008.
[16] M. A. Khayer and R. Lake, “The Quantum and Classical Capacitance Limits of InSb and InAs Nanowire FETs,” IEEE Trans. Elec.
Dev., Vol. 56, No. 10, pp. 2215-2223, 2009.
[17] R. Chau et al, “Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor Applications,” IEEE Trans.
Nanotech., Vol. 4, No. 2, pp. 153-158, 2005.
[18] J. G. Fossum, L. Q. Wang, J. W. Yang, S. H. Kim and V. P. Trivedi, “Pragmatic design of nanoscale multi-gate CMOS,” IEDM Tech.
Dig., pp. 613-616, 2004.
[19] M. Luisier, N. Neophytou, N. Kharche, and G. Klimeck, “Full-Band and Atomistic Simulation of Realistic 40 nm InAs HEMT,” IEDM
Tech. Dig., 2008.
[20] K. Majumdar, P. Majhi, N. Bhat and R. Jammy, “HFinFET: A Scalable, High Performance, Low Leakage Hybrid N-Channel FET,”
IEEE Trans. Nanotech., Vol. 9, No. 3, pp. 342-344, 2010.
[21] F. Schaffler, “High Mobility Si and Ge Structures,” Semicond. Sci. Technol., Vol. 12 , pp. 1515-1549, 1997.
[22] http://www.ioffe.ru/SVA/NSM/Semicond/
[23] N. Goel et. al., “Addressing The Gate Stack Challenge For High Mobility InxGa1-xAs Channels For NFETs,” IEDM Tech. Dig. 2008.
11
FIGURE CAPTIONS:
Fig. 1: a): Schematic diagram of a gate-all-around nanowire FET. (b): Locus of the conduction band minimum
from source to drain with the top of the barrier height at x=x0.
Fig. 2: UQCL regime of operation in the (Vg,m∗,W ) space: More than 99% of the carriers populate only the
first subband at any operating point below the indicated surface and hence operates in the UQCL, whereas multiple
subbands are occupied at points above the surface. The CCL regime, where a large number of subbands contribute,
is far above the surface.
Fig. 3: (a): Total gate capacitance Cg for m∗=0.07m0, W=10nm and EOT=1nm (Cox=0.35×NG in nF/m) shows
non-monotonic C-V characteristics. The number gates NG is 2, 3 and 4. (b): Same as (a) with m∗=0.5m0. (c):
Contribution from individual subbands to the total capacitance causes multi-peak C-V close to UQCL. The inset
shows a ‘parallel-subband-capacitance’ model. (d): Large number of subbands contribute to the total capacitance
close to CCL resulting a smooth monotonic characteristics.
Fig. 4: Total gate capacitance Cg in presence of interface traps for W=10nm with (a): m∗=0.07m0 and (b):
m∗=0.5m0. The Dit is assumed to be 1010, 1011, 1012, 5 × 1012 and 1013 eV−1cm−2. (c)-(d): The corresponding
mobile charge capacitance (rate of change of mobile charge in the channel with Vg) in the two scenarios.
Fig. 5: (a): Output characteristics of a gate-all-around 10nm X 10nm ballistic nanowire FET with EOT=1nm and
Vg=0.6V for αd=0 and 0.04. The red and blue curves correspond to m∗ = 0.07m0 and 0.5m0 respectively. The
circles and squares correspond to Dit=0 and 5 × 1012 eV−1cm−2 respectively. (b): The output characteristics in
presence of parasitic source and drain resistance of 200Ω-µm and Dit = 1012eV−1cm−2. The red and blue curves
correspond to m∗ = 0.07m0 and 0.5m0 respectively. (c): Degradation of subthreshold slope with Dit concentration
for αd=0, 0.05, 0.1 and 0.15. The solid and dotted curves (which almost coincide) represent m∗ = 0.07m0 and
0.5m0 respectively. αs=0.01 for all the curves.
Fig. 6: (a): ON current as a function of nanowire width W . (b): Normalized intrinsic gate delay (τ ) computed
from two different metrics as a function of W for m∗ = 0.07m0 and 0.5m0. In the inset, The delay predicted by
CV/I is given by the area of the rectangles shown by the dotted lines, which depends on the operating condition
and can either overestimate (at point A) or underestimate (at point B) the actual delay given by
∫
CdV/I . (c):
Lower switching charge results in better energy-delay product (E.τ ) at UQCL. (d): Delay versus Ion/Ioff for
different W . In all the plots, EOT=1nm, αd=0.05, αs=0.01, Vd=0.6V and Vg=0.6V have been assumed.
Fig. 7: (a): Normalized gate delay in presence of (a): only Dit with Rs,d=0 and CL=0, (b): only CL with
Dit=0 and Rs,d=0, (c): only Rs,d with Dit=0 and CL=0 and (d) Rs,d=200Ω-µm, Dit=5 × 1011cm−2eV−1 and
CL=0.5nF/m. In all the plots, the blue lines with star and squares represent the reference delay with zero non-
ideality for m∗=0.07m0 and m∗=0.5m0 respectively. EOT=1nm, αd=0.05, αs=0.01, Vd=0.6V and Vg=0.6V have
been assumed.
Fig. 8: (a): Energy-delay product and (b) gate delay versus Ion/Ioff plot with Rs,d=200Ω-µm, Dit=5 ×
1011cm−2eV−1 and CL=0.5nF/m. In both the plots, the blue lines with star and squares represent the reference
12
with zero non-ideality for m∗=0.07m0 and m∗=0.5m0 respectively. EOT=1nm, αd=0.05, αs=0.01, Vd=0.6V and
Vg=0.6V have been assumed.
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